An ADC has a full scale voltage of 1.4 V, resolution of 200 mV, and produces binary output data. The input signal of the ADC has a bandwidth of 500 MHz, and it samples the data at the Nyquist rate. The parallel data output is converted to a serial bit stream using a parallel-to-serial converter. The data rate at the output of the parallel-to-serial converter is ______ Gbps (rounded off to nearest integer).
GATE 2024 IN Q.58: solution and answer
Answer and solution
ANSWER
The data rate at the output of the parallel-to-serial converter is 3 Gbps.
Official answer: 3Source: Official answer key, GATE 2024 IN (IISc Bengaluru)
Number of quantisation steps. The full-scale range divided by the step size is steps. The output levels are , which is distinct levels.
Number of bits. With the convention we get , so exactly. With the other convention, , we need , so . gives , which is too coarse, and gives , which meets the requirement. So the smallest whole number of bits is . Both conventions give bits per sample.
Nyquist sampling rate. , which is samples per second.
Serial bit rate. Each sample produces an -bit parallel word. The parallel-to-serial converter has to send all bits one after another within one sample period , so .
KEY IDEA
The number of bits per sample comes from the full-scale voltage and the resolution: steps, which means 8 levels and so 3 bits. The Nyquist rate for a 500 MHz band is samples/s. The serial bit rate is the bits per sample times the sampling rate: .
WATCH OUT FOR
Using the bandwidth (500 MHz) as the sampling rate instead of the Nyquist rate , which gives 1.5 Gbps. Another mistake is taking as the bit count and giving about 2.8 Gbps. The bit count has to be a whole number, and 7 steps means 8 levels, so it needs 3 bits.
From the GATE 2024 IN paper. Every question of this paper · Download the full paper · All 18 ADC & DAC questions, with notes
More ADC & DAC questions
- GATE 2023 EC Q.62 · NAT · 2 marksA sample and hold circuit is implemented using a resistive switch and a capacitor with a time constant of 1…
- GATE 2023 EE Q.40 · MCQ · 2 marksAn 8 bit ADC converts analog voltage in the range of 0 to +5 V to the corresponding digital code as per the…
- GATE 2022 EC Q.58 · NAT · 2 marksConsider the circuit shown with an ideal OPAMP. The output voltage V_0 is V (*rounded off to two decimal…
- GATE 2022 IN Q.25 · NAT · 1 markAn analog-to-digital converter with resolution 0.01 V converts analog signals between 0 V to +10 V to an…
